As the technology node progresses. thermal problems are becoming more prominent especially in the developing technology of three-dimensional (3D) integrated circuits. The thermal placement method presented in this paper uses an iterative force-directed approach in which thermal forces direct cells away from areas of high temperature. Finite element analysis (FEA) is used to calculate temperatures efficiently during each iteration. Benchmark circuits produce thermal placements with both lower temperatures and thermal gradients while wirelength is minimally affected.
Introduction
Three dimensional ICs arc produced by stacking multiple active layers into a monolithic structure, using special processing techniques such as silicon-on-insulator (SOI) technology or wafer bonding techniques [Z] . 3D ICs have several advantages over 2D ICs including higher transistor packing densities and shorter interconnect lengths, but thermal effects are expected to be more pronounced in 3D ICs [I] . With the advent of better processing technologies for 3D ICs, design tools are needed to realize their full potential and overcome thermal and efficiency issues. Current design tools used for 2D ICs can not be easily extended to 3D ICs [I] especially when taking into account thermal effects. In addition, efficient thermal placement algorithms are lacking even with 2D ICs.
Previous work done in both 3D placement and thermal placement has been quite limited. Tansprasert presented a 3D placement technique in [9] using an analytical model that reserved routing space and used a nonlinear programming technique. In [E] , Reher and Tielert presented a 3-D placement tool for vertically stacked integrated circuits and used a simulated annealing algorithm to minimize a cost function containing terms for interconnect length, overlap, and testability.
The 3D placement methods presented in both [E] and [9] fail to address thermal issues and lack run time efficiency.
Chu and Wong presented a matrix synthesis method for the thermal placement of gate arrays by evenly distributing sources of heat [4] . In [5], Eisenmann and Johannes suggested that their force-directed method could potential be used for distributing cells based on a heat map. Both of these approaches would lead to a uniform heat distribution, but Tsai 
Temperature Calculation
At steady state, heat conduction within the chip substrate can be described by the following differential equation [4] :
where T is the temperature, K is the thermal conductivity, and Q is the heat generated per unit. A unique solution exists when convective. isothermal, andlor insulated boundary conditions are appropriately applied. The nature of the packaging and heat sink determines the boundary conditions.
FEA Background
In finite element analysis, the design space is first discretized or meshed into elements. An example of an E-node hexahedral element is shown in Figure 1 . From the shape functions, the thermal gradient, (g), can he found as follows: Figure 1 , the element stiffness matrix is given in Equation (6) as an 8x8 symmetrical matrix with rows and columns corresponding to the nodes 1 through 8 [6]. For the entire mesh, the elements are aligned in a grid pattem with nodes being shared among at most 8 different elements. The element stiffness matrices are combined into a global stiffness matrix, [Kllohall. by adding the components of the element matrices corresponding to the same node together. The global heat vector, (P), contains power dissipated or heat generation as represented at the nodes. This is produced by distributing the heat generated 
Reducing the Global Matrices using Fixed Temperatures and Positions
Boundary conditions are applied lo the global matrices using the following procedure 
Force-Directed Placement Methods
Fundamentally, force-directed methodologies involve minimizing an objective function. Nets contribute certain costs to this objective function. The cost of a connection between nodes i and j is defined as [SI:
where cp is the weight of the connection between the two nodes. If the cjj coefficients are combined into a global net stiffness mdlrix. [C] , an objective function can he written far the entire system: In the absence of external repulsive forces, the total force vectors, (fx), (f?), and ( f z J , would be zero. These three systems of equations are solved in the same way as in finite element analysis. Fixed coordinate values, created by physical constraints, can be used to reduce and solve the system of equations as shown in Equation (E). In an iterative force-directed approach, the forces, Cells in a row are sorted in the x direction, and divided into two groups. As the two groups are divided, the overlap is removed between them. This continues recursively on each of the two groups Until a11 overlap is removed.
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Implementation
Application of Force-Directed Method
Results
The program was written in C and run on an Intel Pentium 4 2.8 GHz machine with Linux. The conjugate gradient solver and ILU factorization preconditioner from the LASPack package [ 131 were used in our program to solve for the temperature and position values. The thermal placement method was tested using benchmark circuits from the MCNC suite [I21 and the IBM-PLACE benchmarks [ I l l as shown in Table I . Control results were generated with OP set to 100%. and the thermal placements had an OP of 50%. The substrate thickness was set to 700pm, the layer thickness was set to IOpm, and the interlayer thickness was sct to 1 Opm. Four layers were used, and the chip size was fixed at 2cm x 2cm with the cell sizes adjusted accordingly.
The thermal conductivity of the silicon in the chip substrate was set to ISOW/mC. The power dissipation of each cell was calculated by multiplying its a m 8 by a random value ranging from 0 to 2 x 10' Wlm'. In meshing the substrate, the number of elements used was increased linearly with the number of cells. The bottom and the sides of the chip were made isothermic with ambient temperature, and the top of the chip was made insulated in order to simulate the low heat sinking properties of the packaging substrate. The ambient temperature was set to 0°C for convenience. but the temperatures can be translated by the amount of any other ambient to reflect a different ambient temperature.
Overall, there was a 1.3% reduction in the average temperature, T,,, a 12% reduction in the maximum temperature, Tmx, and a 17% reduction in the average thermal gradient, gave, with a 5.5% increase in the total wirelength, L,,,a,. With nearly linear time complexity per iteration and an almost constant number of iterations, the overall run time efficiency was also nearly linear.
Conclusion
An efficient three-dimensional thermal placement method was presented that attempts to overcome the thermal issues produced in the design of future ICs. The resulting placements have lower maximum and average temperatures with wirelength increasing slightly and the chip's average thermal gradient improving. The linear systems of equations produced by the force-dirccted placement and FEA are sparse and can be efiiciently solved with conjugate gradient method in nearly linear time. The program also offers flexibility in applying positional constraints. It can allow a cell or W O pad to be fixed in one, two, or all three dimensions. If all cells are fixed to a single plane, then thermal placement for 2D ICs can be performed. In the placement process. a continuous space placement is produced. Post processing eliminates any residual overlap and places cells into discrete layers and rows.
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